Many
Manuals
search
Kategorie
Značky
Domů
NEC
Hardware
Network Controller uPD98502
Uživatelský manuál
Nec Network Controller uPD98502 Uživatelský manuál Strana 2
Stažení
Sdílet
Sdílení
Přidat do mých příruček
Tisk
Strana
/
595
Tabulka s obsahem
KNIHY
Hodnocené
.
/ 5. Na základě
hodnocení zákazníků
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
Preliminary User’
s Manual S15543EJ1V
0UM
2
[MEMO]
1
2
3
4
5
6
7
...
594
595
Preliminary User’s Manual
1
NOTES FOR CMOS DEVICES
4
M5D 98. 12
5
LIST OF FIGURES (1/5)
16
LIST OF FIGURES (2/5)
17
LIST OF FIGURES (3/5)
18
LIST OF FIGURES (4/5)
19
LIST OF FIGURES (5/5)
20
LIST OF TABLES (1/2)
21
LIST OF TABLES (2/2)
22
CHAPTER 1 INTRODUCTION
23
1.1 Features
23
1.2 Ordering Information
23
1.3 System Configuration
24
1.4 Block Diagram (Summary)
25
1.5 Block Diagram (Detail)
26
Ethernet Controller
30
USB CONTROLLER
31
Index Mark
33
Pin Name
34
1.7 Pin Function
37
1.7.5 Memory interface
39
1.7.6 PCI interface
41
1.7.7 ATM interface
43
1.7.8 Ethernet interface
45
1.7.9 USB interface
46
1.7.10 UART interface
47
1.7.11 Micro Wire interface
47
1.7.14 I.C. – open
48
1.7.15 I.C.– pull down
48
1.7.17 I.C. – pull up
48
Register
49
1.9 Memory Map
53
1.10 Reset Configuration
54
1.12 Clock Control Unit
56
4120A Core
57
2.3 Pipeline
84
If they are
90
. The result
92
2.4 Memory Management System
101
is then added to the PFN
102
CHAPTER 2 V
103
VPN Offset
105
is passed to
105
Without TLB mapping
111
(a) 32-bit mode
118
(b) 64-bit mode
118
1819 031 11 10
121
0 MASK 0
121
2.5 Exception Processing
129
161718192021222324
135
0 BEV TS SR 0 CH CE DE
135
11111112
135
3 2 1 031
139
PAddr0 0 R W
139
WatchLo Register
139
0 Diagnostic
140
Cold Reset
142
(Unmapped, cacheable space)
161
(Unmapped, uncached space)
161
(Hardware)
163
(Software)
163
2.6 Initialization Interface
165
2.7 Cache Memory
168
2.7.6 Cache data integrity
174
Valid bit Clear
175
Tag Read to TagLo
176
W bit Read to TagLo
176
Data cache only
176
Tag Write
177
Write-back (see
179
Figure 2-84)
179
Figure 2-84. Writeback Flow
180
Figure 2-85. Refill Flow
180
2.8 CPU Core Interrupts
182
3.1 Overview
185
System Controller
187
3.1.10 Data flow diagram
188
3.2 Registers
189
3.3 CPU Interface
201
Remark VR
202
3.4 Memory Interface
204
Normal ROM Read Cycle
208
FLASH M em ory W rite Cycle
208
ROM Burst Read Cycle
208
Example (8 MB PROM)
215
(System Controller)
215
Example (4 MB FLASH)
215
SDRAM Configuration
218
3.5 IBUS Interface
221
3.6 DSU (Deadman’s SW Unit)
224
Big-Endian
227
Little-Endian
227
4.1 Overview
229
ATM Cell Processor
230
4120A RISC Processor
232
SDRAM Space
236
4.3 Interruption
237
4.5 Data Structure
247
- Tx buffer directory
248
- Tx link pointer
248
- Tx buffer descriptor
248
- Tx packet descriptor
248
-Tx link pointer
250
-Tx buffer descriptor
250
-Rx buffer directory
252
-Rx link pointer
252
-Rx buffer descriptor
252
-Rx pool descriptor
252
Alert level
253
4.6 Initialization
255
00_0000H
256
0F_FFFFH
256
00_2000H
256
4.7 Commands
257
4.8 Operations
262
Work RAM (10 Kbytes)
263
NEXT POINTER
265
CELL HEADER
265
PACKET DESCRIPTOR STORAGE
265
(3) Tx VC table
267
Figure 4-28. Tx VC Table
267
(1) Rx VC table
271
A_MWA[3:0]
276
A_MTA[3:0]
276
A_MBA[3:0]
276
A_MSA[3:0]
276
5.1 Overview
277
Transceiver
278
Ethernet Controller Block
278
Register Categories
279
Tx_FIFO (256 Bytes)
295
To MAC Control Block
295
From internal bus
295
Rx_FIFO (256 Bytes)
297
To internal bus
297
From MAC Control Block
297
5.3 Operation
300
Set RCVDP
306
CHAPTER 6 USB CONTROLLER
309
6.1 Overview
309
6.2 Registers
311
6.3 USB Attachment Sequence
330
6.4 Initialization
331
Data Segment
334
Tx Packet
335
-Tx Buffer Directory
336
-Tx Link Pointer
336
-Tx Buffer Descriptor
336
4120A when transmitting data
338
Figure 6-7. V
338
Buffer Directory
345
-Rx Buffer Directory
346
-Rx Link Pointer
346
-Rx Buffer Descriptor
346
6.7 Power Management
364
6.8 Receiving SOF Packet
367
Tx data Rx data
368
6.10 Example of Connection
369
CHAPTER 7 PCI CONTROLLER
370
7.1 Overview
370
7.2 Bus Bridge Functions
371
CHAPTER 7 PCI CONTROLLER
382
PCI-Host
384
Controller
384
Internal
384
7.4 Functions in Host-mode
386
AD[31:0]
388
PCI device
388
Register Name
390
Register Name Size
402
7.5.19.2 Vendor ID register
403
7.5.19.3 Device ID register
403
7.5.19.4 Command register
404
7.5.19.5 Status register
405
7.5.19.23 PMCSR register
410
7.5.19.24 PMData register
410
7.6 Information for Software
411
NS16550D
414
8.3 Registers
415
CHAPTER 9 TIMER
424
9.1 Overview
424
9.2 Block Diagram
424
9.3 Registers
425
CHAPTER 10 MICRO WIRE
427
10.1 Overview
427
10.2 Operations
428
10.3 Registers
429
A.5 CPU Instruction
435
0 0 1 0 0 0
437
Add Immediate Unsi
438
6 5555 6
439
0 0 1 1 0 0
441
Branch On Coprocessor 0 False
442
Branch On Coprocessor 0 True
445
Opcode Table:
447
0 0 0 1 0 0
448
0 1 0 1 0 0
449
31 26 25 21 20 16 15 0
450
0 0 0 1 0 1
462
0 1 0 1 0 1
463
0 0 0 0 0 0
464
0 0 1 1 0 1
464
Cache (1/4)
465
Cache (2/4)
466
Cache (3/4)
467
Cache (4/4)
468
0 1 1 0 0 0
470
0 1 1 0 0 1
471
31 26 25 21 20 16 15 6 5 0
473
655 10 6
473
Doubleword Divide Unsigned
474
Divide Unsigned
476
6 5 555 6
488
31 26 25 24 6 5 0
495
HIBERNATE
496
0 0 0 0 1 0
497
0 0 0 0 1 1
498
Jump And Link Register
499
Jump And Link Exchange
500
31 26 25 21 20 0
501
1 0 0 0 0 0
502
1 0 0 1 0 0
503
1 1 0 1 1 1
504
Load Doubleword Left (1/3)
505
Load Doubleword Left (2/3)
506
Load Doubleword Left (3/3)
507
Load Doubleword Right (1/3)
508
Load Doubleword Right (2/3)
509
Load Doubleword Right (3/3)
510
1 0 0 0 0 1
511
1 0 0 1 0 1
512
0 0 0 0 0
513
0 0 1 1 1 1
513
1 0 0 0 1 1
514
Load Word Left (1/3)
515
Load Word Left (2/3)
516
Load Word Left (3/3)
517
Load Word Right (1/3)
518
Load Word Right (2/3)
519
Load Word Right (3/3)
520
Load Word Unsigned
521
Multiply and Accumulate (1/5)
522
Multiply and Accumulate (2/5)
523
Multiply and Accumulate (3/5)
524
Multiply and Accumulate (4/5)
525
Multiply and Accumulate (5/5)
526
31 26 25 11 1016 15 0
528
Move To Coprocessor0
530
Move To HI
531
Move To LO
532
31 26 25 21 20 6 5 0
533
Or Immediate
537
1 0 1 0 0 0
538
1 1 1 1 1 1
539
Store Doubleword Left (1/3)
540
Store Doubleword Left (2/3)
541
Store Doubleword Left (3/3)
542
Store Doubleword Right (1/3)
543
Store Doubleword Right (2/3)
544
Store Doubleword Right (3/3)
545
1 0 1 0 0 1
546
Shift Left Logical
547
Shift Left Logical Variable
548
0 0 1 0 1 0
550
0 0 1 0 1 1
551
31 26 25 6 5 0
560
1 0 1 0 1 1
561
Store Word Left (1/3)
562
Store Word Left (2/3)
563
Store Word Left (3/3)
564
Store Word Right (1/3)
565
Store Word Right (2/3)
566
Store Word Right (3/3)
567
32, 64 T: SyncOperation ( )
568
System Call
569
Trap If Equal
570
Trap If Equal Immediate
571
Probe TLB For Matching Entry
576
Read Indexed TLB Entry
577
Write Indexed TLB Entry
578
Write Random TLB Entry
579
Trap If Less Than Immediate
581
Trap If Not Equal
584
Trap If Not Equal Immediate
585
0 0 1 1 1 0
587
APPENDIX B V
590
Facsimile
595
Komentáře k této Příručce
Žádné komentáře
Publish
Související produkty a manuály pro Hardware Nec Network Controller uPD98502
Hardware Nec SP B-Series Uživatelský manuál
(146 stránky)
Hardware Nec PD78F9488 Uživatelský manuál
(388 stránky)
Hardware Nec VisuaLink 128/384 Uživatelský manuál
(154 stránky)
Hardware Nec PD754144 Uživatelský manuál
(306 stránky)
Hardware Nec SB-L007KK Uživatelský manuál
(1 stránky)
Hardware Nec NEAX IPS NWA-008869-001 Uživatelský manuál
(180 stránky)
Hardware Nec P/N 0893416 Uživatelský manuál
(36 stránky)
Hardware Nec 5800/320MA Uživatelský manuál
(74 stránky)
Hardware Nec switch Uživatelský manuál
(234 stránky)
Hardware Nec VERSA BAY III Uživatelský manuál
(8 stránky)
Hardware Nec PD75402A Uživatelský manuál
(195 stránky)
Tisknout dokument
Tisknout stránku 2
Komentáře k této Příručce